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Abstract
Accelerating deep model training and inference is crucial in practice. Existing
deep learning frameworks usually concentrate on optimizing training speed and
pay fewer attentions to inference-specific optimizations. Actually, model inference
differs from training in terms of computation, e.g. parameters are refreshed each
gradient update step during training, but kept invariant during inference. These
special characteristics of model inference open new opportunities for its optimiza-
tion. In this paper, we propose a hardware-aware optimization framework, namely
Woodpecker-DL (WPK), to accelerate inference by taking advantage of multi-
ple joint optimizations from the perspectives of graph optimization, automated
searches, domain-specific language (DSL) compiler techniques and system-level
exploration. In WPK, we investigated two new automated search approaches based
on genetic algorithm and reinforcement learning, respectively, to hunt the best oper-
ator code configurations targeting specific hardware. A customized DSL compiler
is further attached to these search algorithms to generate efficient codes. To create
an optimized inference plan, WPK systematically explores high-speed operator
implementations from third-party libraries besides our automatically generated
codes and singles out the best implementation per operator for use. Extensive
experiments demonstrated that on a Tesla P100 GPU, we can achieve the maxi-
mum speedup of 5.40 over cuDNN and 1.63 over TVM on individual convolution
operators, and run up to 1.18 times faster than TensorRT for end-to-end model
inference.
1 Introduction
Convolutional neural network (CNN) models [1–4] usually have high computational cost subject to
batch size, number of weight parameters and image size. Hence, graphics processing units (GPUs)
have been playing a central role in CNN model training and inference, owing to its high compute power
exposed by massive parallelism. Popular deep learning frameworks such as Caffe [5], TensorFlow [6],
Mxnet [7] and PyTorch [8] all provide built-in support for GPUs. However, these frameworks mainly
focus on improving programming productivity and training performance. Under such circumstances,
a few model-inference optimization works have been proposed. They generally work as follows:
(i) taking as input a trained model from the aforementioned deep learning frameworks, and (ii)
generating an optimized implementation for deployment in production. Typical works include
XLA [9] (applicable to training as well), TVM [10], Glow [11], Tensor Comprehensions [12],
nGraph [13], OpenVINO [14], and TensorRT [15].
The architecture of a deep neural network (DNN) can be abstracted as a computational graph with
operators as nodes and tensors representing data movement as edges. In practice, computation
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within operators often dominates the whole execution, in contrast to data movement between opera-
tors. In this case, faster execution of individual operators would lead to prominent acceleration of
model inference. Therefore, hardware vendors devote considerable efforts to manually tuning the
performance of key primitive functions that are widely used by deep learning applications. These
primitives are commonly offered as a collection of libraries, allowing for practitioners to leverage
the latest architectural features and refinement in primitive implementations. Existing deep learning
frameworks heavily rely on these highly engineered libraries such as MKL-DNN [16] on CPUs and
cuDNN [17] on GPUs. Although these libraries are usually very efficient, there may still be significant
room for performance improvement. This is because given a specific primitive, manual tuning is
usually unable to explore the whole optimization space, thus possibly missing better implementations.
Moreover, these libraries do not implement the full set of primitives needed by deep learning models,
leaving the implementation and optimization of those unsupported ones to users. As a matter of fact,
implementing high-performance novel primitives is essentially challenging even for experts. This
motivated the development of domain-specific language (DSL) compilers to lower programming
barrier and thereby allow for non-expert users to write high-performance primitives with no need of
deep knowledge of hardware and associated parallel programming models. Typical DSL compilers
include Halide [18], DLVM [19], Diesel [20], TIRAMISU [21] and Triton [22].
In principle, accelerating primitives intends to optimize the inference at the operator level. How-
ever, after examining popular deep learning models, existing works further observed optimization
opportunities from patterned subgraphs that allow for fusing consecutive operators to reduce or even
eliminate data movement between the operators fused. Note that implementing a fused operator by
invoking primitive functions of component operators one after another is actually unable to reduce
data movement overhead between operator calls, making operator fusion ineffective at all. Taking
GPU as an example, one effective approach is to write one CUDA [23] kernel function for the
fused operator and complete the whole computation within only one kernel launch to eliminate the
intermediate data movement overhead mentioned above. The benefits gained from this in-placed
implementation inspired us to perform global optimizations at the graph level. Typical optimizations
include fusing operators, removing redundant operations (e.g. identify and dropout), functionally
equivalent subgraph substitution [24] and etc. Similar to writing primitives unsupported by vendor-
specific libraries, implementing efficient kernels for fused operators is also challenging to users. One
promising approach is to resort to DSL compilers.
Have examined existing works on model inference acceleration, we observed that none of them
has ever made attempts on leveraging system-level exploration to identify best-performing operator
functions additionally from third-party implementations. In this situation, we propose Woodpecker-
DL (WPK), a hardware-aware optimization framework that leverages multifaceted optimizations
based on local and global graph optimization, automated searches with genetic algorithm [25] and
reinforcement learning(RL) [26], automatic high-quality code generation by a customized DSL
compiler, and system-level exploration to exploit third-party superiorities. Our contributions can be
summarized from the following two aspects. On one hand, we proposed an automated optimization
framework for model inference acceleration by taking advantage of an ensemble of systematic
optimizations coming from computational graph, automated searches, DSL compilers and third-party
libraries. This framework allows for non-expert users to achieve high-speed model inference with
no need of deep understanding of the underlying hardware architectures and parallel programming
models. On the other hand, we developed an automated hardware-aware search method based on RL,
named RL-search, besides genetic algorithm. These automated searches free users from the tedious
and laborious exploration of the vast search spaces exposed by device-specific primitives.
2 Methods
In principle, WPK consists of four components: graph optimization, automated search, runtime
engine, and custom operators bound to third-party engines. The graph optimization component takes
a graph model as input, then performs functionally equivalent transformations to simplify graph
structures, and finally outputs the specification that guides automatic code generation per operator in
the optimized graph. The automated search component accepts the specifications exported by the
graph optimization component and couples genetic search and RL-search with our customized Halide
compiler to generate efficient codes for each operator. Our runtime engine collects the operator
functions generated by automated searches, and drives the data flow expressed by the optimized graph
2
Shape 
Inference
Optimization Techniques
(in-place, pruning, fusion)
Graph Optimization
Automated Search
Ordinary 
Functions
Composite 
Functions
TensorRT
Runtime Engine
TensorFlow PyTorchProprietary 
Engine
CUDA machine codes generated
Optimized graph
Operator primitives in optimized graph
(a)
Environment
Preprocessor Filter
Action
Distribution
Custom DL 
Model
Policy 
Loss
Reward
Logits
Action
Update 
states
Custom 
Environment
Observations
Policy model
(b)
Figure 1: Architectural overview of (a) WPK, and (b) RL-search
to complete inference. In addition to our proprietary runtime engine, WPK allows for encapsulating
our generated operator functions into custom operators that comply with the standards defined by
existing deep learning frameworks (e.g. TensorRT, TensorFlow and PyTorch). Figure 1a shows the
architectural overview of WPK.
2.1 Graph optimization
Computational graph optimization has become a standard procedure in accelerating deep neural
networks. Most approaches apply pre-defined rules to identify sub-graphs that can be equivalently
simplified and substituted. In WPK, we have used the following approaches: constant folding,
operator fusion and data layout transformations. Constant folding applies to sub-graphs whose output
values can be computed statically beforehand. Operator fusion aims to compress the computation
with a sub-graph into one equivalent novel operator in order to reduce the communication overhead
between operators in the sub-graph as well as improve hardware usage efficiency due to the increase
of compute intensiveness within the novel operator. Data layout transformations aims to identify
the better data layouts for the inputs to a given operator in order to get faster execution on the
target hardware. It needs to be stressed that for operator fusion and data layout transformations,
we must compose the corresponding implementations of those novel operators newly created in the
optimization process. In WPK, we employed rule-based optimizations and defined pattern-based
specifications to guide the generation of operator functions accordingly.
2.2 Automated Searches
Our automated searches intend to identity most efficient codes per operator according to code-
generation specifications tailored for a specific architecture. Instead of merely searching hand-
engineered libraries, we choose to take advantage of a customized Halide compiler to generate codes
just-in-time under the guidance of our search algorithms. Since Halide can support a wide spectrum
of processors including x86/ARM CPUs and GPUs, WPK naturally supports these architectures as
well. Nonetheless, our paper will merely investigate optimization techniques on CUDA-enabled
GPUs [23].
Halide compiler Halide is a DSL compiler based on the concept of functional programming. A
Halide program is actually C++ code written using the functions (Func type), variables (Var type)
and other types (e.g. Expr) defined in Halide library. These functions and expression definitions are
embedded in C++ syntax by means of operator overloading on the corresponding types. Halide is
defined based on the concept of separating algorithm from schedule, where algorithm declares
what to compute and schedule represents the decisions about how to map and run the algorithm
efficiently on a target device. The following code snippet gives a simple convolution implementation
in Halide C++ syntax.
// Express the algorithm.
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Buffer<float> in(256, 256);
Buffer<float> filter(3, 3);
RDom r(filter);
Func conv;
conv(x, y) = sum(filter(r.x, r.y) * in(x+r.x-1, y+r.y-1));
// Schedule with tunable parameters x_size and y_size;
Var xi, yi;
conv.gpu_tile(x, y, xi, yi, x_size, y_size);
// Generate codes and execute them on the target.
Target target = get_gpu_target_from_environment();
Buffer<float> out = conv.realize(256, 256, target);
Generating codes As mentioned above, we employ Halide to generate codes for operator functions.
Intuitively, given an algorithm description, we could make attempts to find an optimal schedule by
enumerating all possible configurations in the whole schedule space exposed by Halide. However,
this approach will incur huge computation and could result in prohibitively long runtimes, thus
inapplicable to practical use. In our implementation, we adopted a semi-automatic approach based on
schedule templates. This approach pre-defines one or more schedule templates for a given algorithm,
then exposes a set of tunable hyper-parameters to let practitioners instantiate, and finally exploits
automated search in the tunable parameter space to identify specific parameter values that are capable
of directing optimal code generation. For instance, x_size and y_size are tunable parameters
in the code snippet shown above. Moreover, due to its confined search spaces, this semi-automatic
approach is obviously advantageous to whole-space search approaches in terms of speed. In our
implementation, schedule templates are all composed by domain-specific experts, and are fed into
Halide at the runtime to generate codes with the assistance of our automated searches.
2.3 Genetic search
Genetic algorithms are a family of meta-heuristic optimization algorithms inspired by the principles
of natural selection and genetics. These algorithms mimic evolutionary processes by performing
crossover, mutation and selection operations. In practice, they are capable of advancing, with high
robustness, to optimal solutions to complicated optimization problems.
Search space In WPK, genetic search is used to identify an optimal configuration for code genera-
tion per operator on the target hardware. A configuration is encoded as a parameterized vector (or
chromosome in the parlance of genetics) s = {c0, c1, ..., cn−1} of n elements with each element ci
(0 ≤ i < n) corresponding to a numerical parameter (or gene with respect to chromosomes) having
a finite range. The full set of all configurations {s} constitute the search space S of our genetic search.
A configuration is hardware-dependent in some sense and is used to instantiate a schedule template.
Implementation Our implementation follows the typical procedure of genetic algorithms, which
generally consists of four steps: (i) Step1 initializes a population a of |a| configurations that are
randomly generated, (ii) Step2 calculates the fitness value for each configuration in the population,
(iii) Step3 performs genetic operations including crossover, mutation and selection, and (iv)
Step4 repeats Step2 and Step3 until the convergence condition is met. In Step1, any randomly
generated configuration will be verified first in order to meet certain constraints. For instance, the
total number of threads in a thread block cannot exceed 1024 on a CUDA-enabled GPU. In this case,
we must ensure that the product of all dimension values is positive and ≤ 1024 for a thread block. In
Step2, for each individual ai, we first compile the generated codes just-in-time as per the hardware
configuration, then execute them to get the runtime, and finally set the function of runtime, denoted
as f(ai), as its fitness value.
Step3 first calculates the selection probability p(ai) (refer to Equation (1)) for ai, and sorts the
population in decreasing order of selection probability.
p(ai) =
f(ai)∑|a|
i=1 f(ai)
(1)
Subsequently, we select top k (1 ≤ k ≤ |a|) elites with the highest probabilities. These elites are
always selected and passed to the next generation. In addition to these elites, we will further reproduce
some off-springs from individuals with less fitness in order for more exploration. Assuming the
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expected next-generation population size is |a′| (|a′| ≥ k), we employ a roulette wheel selection
approach to randomly select parents for any of the remaining |a′| − k children and crossover to
reproduce off-springs. This selection first computes the cumulative probabilities from the selection
probabilities of the m (m ≤ |a|) individuals that will participate in the crossover. In this case, the
cumulative probability P (ai) (1 ≤ i ≤ m) of the i-th individual is calculated by Equation (2).
P (ai) =
i∑
j=1
p(aj) (2)
Based on this equation, we used an inverse sampling approach to select candidates. More specifically,
after getting P (ai), we generate a random number v, which is uniformly distributed in [0, 1], and
compare v with P (ai) to select individuals. If P (ai−1) < v ≤ P (ai), the i-th individual will be
selected. In sum, the core idea of our selection is to make more healthy individuals breed more and
less healthy ones to breed fewer or even nothing.
Step4 will stop the evolutionary process as long as the convergence condition is reached, i.e. the
runtimes of all individuals in the current generation are close enough. Additionally, note that the
population size from generation to generation may vary in our implementation.
2.4 Reinforcement learning search
Besides genetic search described in 2.3, we have developed RL-search, an automated search
algorithm based on RL. Given an operator, we model schedule template parameter optimization as a
RL problem, and adopt the proximal policy optimization (PPO) [26] approach to predict one action
only, i.e. instantiating the schedule template with a concrete parameter configuration. PPO is a new
family of policy gradient methods for RL. Unlike standard policy gradient methods [27] performing
one gradient update per data sample, PPO enables training with mini-batch updates. In addition,
RLlib [28] is used to implement our search algorithm (see Figure 1b).
State space We introduced a feature vectorO to represent our observation, where all possible values
of O form our state space. For different operators, we could use distinct observation representation.
For 2D convolutions that are basically most time-consuming in CNN models [29], the observation
Oconv is 17-dimensional and defined as
Oconv = (N,Cin, Cout,Kh,Kw, H,W, Stride, Padding,
Tx, Ty, Tz, T ilex, T iley, T ilez, T ilerz, αt)
where N is the batch size, Cin (and Cout) is the number of input (and output) channels, Kh (and Kw)
is the number of rows (and columns) in a filter matrix, H (and W ) is the image height (and width),
Stride is the stride and Padding is the padding mode (i.e. SAME or VALID in our case). Tx, Ty,
and Tz denote the number of CUDA threads in the x, y and z coordinate direction of a thread block,
respectively, while Tilex, Tiley and Tilez are the tile sizes that will be processed by a single CUDA
thread in the x, y and z coordinate direction, respectively. Tilerz represents the split and unroll size
in a reduce domain, αt (t ≥ 1) is the runtime moving average of the operator at time step t. In our
implementation, αt is empirically calculated as follows:
αt =
αt−1 × 0.8 + βt
t
(3)
where βt denotes the runtime of the operator at time step t, and α0 is initialized to be zero.
Action space We used a discrete action space and developed a DNN to predict actions from
observations. The DNN is composed of four fully-connected (FC) layers (with 512, 1024, 1024 and
512 hidden sizes in order) associated with an activation function (tahn, tahn, selu and selu
functions in order) each, followed by a dropout layer with a keep probability of 15%, and a FC layer
with a linear activation. The output of the network is fed into a multinomial distribution to sample
actions. The output of the multinomial distribution is used as actions to update the parameter values
(e.g. Tilex in Oconv) in our state space, where an action updates one parameter at a time and multiple
rounds of action predictions are required in order to perform the same number of parameter updates.
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Figure 2: (a) diagram illustrating the integration of WPK into TensorRT, and (b) speedups of WPK
and TVM relative to cuDNN.
Network We adopted a model-free method which obtains the runtime of the operator by directly
interacting with the target hardware. In our implementation, the reward rt at time step t is defined as:
rt = αt−1 −min{βt, 2αt−1} (4)
The rationale behind rt is that if βt is less than the historical moving average αt−1, we return a
positive reward calculated from the runtime difference, and otherwise, a negative reward. If βt
is considerably large, say βt > 2αt−1 in our implementation, we will clamp its value to 2αt−1,
resulting in the reward of −αt−1.
As mentioned above, our RL agent employs the PPO algorithm, whose computation requires comput-
ing an estimator of the policy gradient and plugging the estimator into a stochastic gradient ascent
algorithm. We adopted the generalized advantage estimator proposed in [26], defining the estimator
A¯t of advantage function at time step t as
A¯t = δt + (γµ)δt+1 + · · ·+ (γµ)T−t+1δT−1 (5)
where
δt = rt + γV (st+1)− V (st) (6)
and V (st) is the score returned by a learned state-value function at time step t.
Our loss function Lt(θ) combines the policy surrogate loss L
clip
t (θ) with a value function loss
LV Ft (θ), and is further augmented with the addition of an entropy bonus to ensure sufficient explo-
ration, as done in [26]. Therefore, we defined the final loss function as
Lt(θ) = E¯t[L
clip
t (θ)− c1LV Ft (θ) + c2S[piθ](st)] (7)
where c1 and c2 are coefficients and are set to 0.15 and 20 in our implementation, respectively. S
denotes an entropy bonus and LV Ft the square-error loss Vθ(st)− V targett . Please refer to RLlib [28]
for more implementation details.
2.5 Integration with TensorRT
TensorRT is a state-of-the-art inference platform on CUDA-enabled GPUs. One special feature of
TensorRT is that it allows for users to customize operators via plugins. Based on this feature, we can
conveniently integrate WPK-generated codes with TensorRT. (see Figure 2a). As mentioned in 1,
WPK performs system-level exploration to further use high-performance third-party implementations
per operator additionally. This means that we not only take advantage of efficient codes generated
by our DSL compiler, but also fully exploit the implementations from third-party libraries (e.g.
cuDNN or TensorRT) that outperform ours. Taking TensorRT as an example, for some operator, if
its TensorRT implementation is superior to ours, we will use this TensorRT implementation in our
optimized inference plan. This type of system-level exploration significantly distinguishes WPK
from all existing compiler frameworks including XLA, TVM and nGraph.
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Figure 3: (a) performance comparison among three search methods, and (b) genetic search speed on
individual convolution operators.
3 Experiments
We used ResNet-18 [30] to evaluate WPK and its counterparts on a Tesla P100 GPU. ResNet-18 is
an image classification model trained with Caffe and accepts inputs with NCHW data layout format.
In terms of end-to-end inference, given an operator, we used both genetic search and RL-search to
identify optimal code generation configurations and single out the best for use. WPK was integrated
with TensorRT as described in 2.5 for inference performance assessment. Additionally, the input
shape has N = 1, C = 3, H = 224 and W = 244.
3.1 Individual convolution operators
Firstly, we compared WPK to TVM and cuDNN using the individual convolution operators extracted
from ResNet-18. In this test, we categorize convolution operators into distinct groups under the
following criterion: two convolution operators are considered computationally identical if they have
the same input/output shape, filter matrix size, stride and padding. In this test, we directly used the
well-optimized ResNet-18 model built-in TVM for fair comparison. By using the performance of
cuDNN as the baseline, Figure 2b shows the speedups of WPK and TVM relative to cuDNN. From
the figure, we can observe that WPK and TVM run 2.54× and 2.06× faster than cuDNN on average,
as well as 5.40× (on convolution c5) and 3.89× (on convolution c11) at the maximum, respectively.
Interestingly, neither WPK nor TVM is always superior to cuDNN. In comparison with TVM, WPK
outperforms the former by a factor of 1.24 on average and 1.63 at the maximum. However, we did
not compare with TensorRT, because the overall runtime of TensorRT cannot be broken down as per
operator, due to the more complex graph optimizations applied to the model by itself.
3.2 RL search performance
Secondly, we compared RL-search with genetic search. RL-search failed to perform better than
genetic search on individual convolutions of ResNet-18. Furthermore, the former was observed
to have much higher randomness than the latter, in terms of search time and best operator speed.
Nonetheless, we fortunately found that the former yielded superior performance on some convolution
operators in another CNN model used in production. Table 1 gives the information of the convolutions
on which RL-search outperforms genetic search, while Figure 3a shows the speedups of random
search, genetic search and RL-search, relative to cuDNN [17]. From the figure, both RL-search and
genetic search consistently outperform random search. In particular, RL-search performs better than
genetic search for each case, with speedups ranging from 1.09 to 1.66.
3.3 Genetic search speed
Thirdly, we evaluated the search speed of our genetic search on individual operators of ResNet-18 (see
Figure 3b). In our implementation, we employed multi-threading to accelerate code compilation as
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Table 1: Convolutions on which RL-search outperforms genetic search.
Name H W Cin Cout Kh ×Kw Stride
conv1a 112 96 3 64 3× 3 1
conv1b 110 94 64 96 3× 3 2
conv2 54 46 96 128 3× 3 2
conv3 26 22 128 256 3× 3 2
conv4 12 10 256 512 3× 3 1
well as generation, and introduced a caching mechanism to reuse search results. The average search
time is 8.9 minutes, with the minimum and maximum times of 1.4 and 27.9 minutes respectively.
These times are reasonably acceptable in our production, since the search process is normally
conducted offline. In addition, our caching mechanism can further expedite the search process for a
family of models that are composed from the same backbone model (e.g. ResNet).
3.4 End-to-end inference
Finally, we used ResNet-18 to assess the end-to-end inference speed of WPK, TVM and TensorRT.
As mentioned in 2.5, WPK can exploit system-level exploration to take advantage of TensorRT
operator implementations that run faster than the codes generated by our own compiler. Performance
evaluation revealed that WPK is neck-by-neck with TVM, while TensorRT performs worst. WPK
runs 1.18× faster than TensorRT. Note that WPK was observed to have selected some TensorRT
operators that outperform WPK-generated codes. Excluding these TensorRT operators incorporated
only results in very marginal performance loss of 2%.
4 Related Work
Compiler-based inference acceleration frameworks have been becoming more popular recently.
XLA [9] is the first work in this research direction, which was initially specialized to TensorFlow
models and currently can be applied to optimize PyTorch models as well. XLA lowers operators into
primitive linear algebra operations and calls into backend-specific libraries for execution on different
backends. TVM [10] is an end-to-end compiler framework with Halide at the core, which first
optimizes a computational graph, then converts the optimized graph into intermediate representations
and finally compiles to executable codes on a specific target device. This work was further enhanced
by AutoTVM [31] to enable automatic optimization of tensor operators. Compared to TVM, WPK
provides broader capability by enabling system-level exploration as described before, i.e. we aim
to achieve fastest speed by singling out operator implementations not only from ours but also from
third-party libraries. NeoCPU [32] is built upon TVM and aims to optimize CNN inference on CPUs
by taking advantage of wide SIMD instructions. nGraph [13] adopts a similar workflow to TVM,
but was further extended to support encypted data with homomorphic encryption [33]. Some other
compiling frameworks (e.g. Tensor Comprehensions [12], and Glow [11]) were also developed.
5 Conclusion
WPK is part of Woodpecker that is an efficient compiler framework for heterogeneous computing
based on software-hardware co-design, and targets to accelerate deep learning applications by taking
advantage of multiple joint optimizations from graph optimization, automated searches, compiling
technique and system-level exploration. In this paper, we have presented two automated search
methods based on genetic and RL algorithms, respectively. In comparison with cuDNN, TVM
and TensorRT, our performance evaluation demonstrated the superiority of WPK in terms of both
accelerating individual convolution operators and end-to-end inference. More specifically, on a Tesla
P100 GPU, we can achieve the maximum speedup of 5.40 over cuDNN and 1.63 over TVM in terms
of individual convolutions, and run up to 1.18× faster than TensorRT with respect to end-to-end
model inference. Although we have merely investigated the capability of WPK in accelerating
inference in this paper, WPK can actually be applied to accelerate training and we plan to conduct this
research as part of our future work. In the end, we would like to note that optimizing device placement
of operators in a multi-device environment [34, 35] is also an interesting research direction.
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